"An on-chip timing jitter measurement circuit using a self-referenced clock ..."

Kiichi Niitsu et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2011.6123637

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/NiitsuSHYK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/NiitsuSHYK11
Kiichi Niitsu, Masato Sakurai, Naohiro Harigai, Takahiro J. Yamaguchi, Haruo Kobayashi:
An on-chip timing jitter measurement circuit using a self-referenced clock and a cascaded time difference amplifier with duty-cycle compensation. A-SSCC 2011: 201-204

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.