Tiberiu Chelcea, Girish Venkataramani, Seth Copen Goldstein: Area Optimizations for Dual-Rail Circuits Using Relative-Timing Analysis. ASYNC 2007: 117-128