"Reducing test application time for full scan circuits by the addition of ..."

Irith Pomeranz, Sudhakar M. Reddy (2000)

Details and statistics

DOI: 10.1109/ATS.2000.893643

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics