"An Ultra-low-power 28nm CMOS Dual-die ASIC Platform for Smart Hearables."

Yu Pu et al. (2018)

Details and statistics

DOI: 10.1109/BIOCAS.2018.8584806

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-08

a service of  Schloss Dagstuhl - Leibniz Center for Informatics