Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Design and Implementation of AS6802 Clock Synchronization System in TTE ..."

Jinlong Dong et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ICCCS52626.2021.9449189

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccoms/DongQPWC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccoms/DongQPWC21
Jinlong Dong, Zhiliang Qiu, Weitao Pan, Min Wu, Jialiang Cao:
Design and Implementation of AS6802 Clock Synchronization System in TTE thernet. ICCCS 2021: 1005-1010

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.