"An area-efficient 6T-SRAM based Compute-In-Memory architecture with ..."

Avishek Biswas et al. (2022)

> Home

Details and statistics

DOI: 10.1109/CICC53496.2022.9772789

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/BiswasSMP22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/BiswasSMP22
Avishek Biswas, Hetul Sanghvi, Mahesh Mehendale, G. Preet:
An area-efficient 6T-SRAM based Compute-In-Memory architecture with reconfigurable SAR ADCs for energy-efficient deep neural networks in edge ML applications. CICC 2022: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.