"A 0.55 V 7-bit 160 MS/s interpolated pipeline ADC using dynamic amplifiers."

James Lin et al. (2013)

> Home

Details and statistics

DOI: 10.1109/CICC.2013.6658422

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/LinPLMM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/LinPLMM13
James Lin, Daehwa Paik, Seungjong Lee, Masaya Miyahara, Akira Matsuzawa:
A 0.55 V 7-bit 160 MS/s interpolated pipeline ADC using dynamic amplifiers. CICC 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.