"A dual 10b 200MSPS pipeline D/A converter with DLL-based clock synthesizer."

Gabriele Manganaro, Sung-Ung Kwak, Alex R. Bugeja (2003)

> Home

Details and statistics

DOI: 10.1109/CICC.2003.1249434

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ManganaroKB03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ManganaroKB03
Gabriele Manganaro, Sung-Ung Kwak, Alex R. Bugeja:
A dual 10b 200MSPS pipeline D/A converter with DLL-based clock synthesizer. CICC 2003: 429-432

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.