"Algorithmic design methodologies and design porting of wireline ..."

Sorin P. Voinigescu et al. (2005)

> Home

Details and statistics

DOI: 10.1109/CICC.2005.1568621

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/VoinigescuDCHLB05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/VoinigescuDCHLB05
Sorin P. Voinigescu, Timothy O. Dickson, Theodoros Chalvatzis, Altan Hazneci, Ekaterina Laskin, Rudy Beerkens, Imran Khalid, Edward S. Rogers Sr.:
Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes. CICC 2005: 111-118

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.