"A 177 TOPS/W, Capacitor-based In-Memory Computing SRAM Macro with ..."

Bo Zhang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/CICC53496.2022.9772781

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ZhangSMWKMKKSS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ZhangSMWKMKKSS22
Bo Zhang, Jyotishman Saikia, Jian Meng, Dewei Wang, Soonwan Kwon, Sungmeen Myung, Hyunsoo Kim, Sang Joon Kim, Jae-sun Seo, Mingoo Seok:
A 177 TOPS/W, Capacitor-based In-Memory Computing SRAM Macro with Stepwise-Charging/Discharging DACs and Sparsity-Optimized Bitcells for 4-Bit Deep Convolutional Neural Networks. CICC 2022: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.