"Side-channel security of superscalar CPUs: evaluating the impact of ..."

Alessandro Barenghi, Gerardo Pelosi (2018)

> Home

Details and statistics

DOI: 10.1145/3195970.3196112

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  authority control:
- export record
  dblp key:
  - conf/dac/BarenghiP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/BarenghiP18
Alessandro Barenghi, Gerardo Pelosi:
Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features. DAC 2018: 120:1-120:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.