"Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric ..."

Shuo-Han Chen et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3061639.3062209

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ChenCWS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenCWS17
Shuo-Han Chen, Yen-Ting Chen, Hsin-Wen Wei, Wei-Kuan Shih:
Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic. DAC 2017: 83:1-83:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.