"CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells."

Avaneendra Gupta, John P. Hayes (1997)
a service of Schloss Dagstuhl - Leibniz Center for Informatics