"An Automated Temporal Partitioning and Loop Fission Approach for FPGA ..."

Meenakshi Kaul et al. (1999)

> Home

Details and statistics

DOI: 10.1145/309847.310010

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/KaulVGO99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/KaulVGO99
Meenakshi Kaul, Ranga Vemuri, Sriram Govindarajan, Iyad Ouaiss:
An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications. DAC 1999: 616-622

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.