"Low power network processor design using clock gating."

Yan Luo et al. (2005)

Details and statistics

DOI: 10.1145/1065579.1065766

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics