"Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes."

Parthasarathy M. B. Rao et al. (2014)

> Home

Details and statistics

DOI: 10.1145/2593069.2593191

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/RaoEST14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/RaoEST14
Parthasarathy M. B. Rao, Mojtaba Ebrahimi, Razi Seyyedi, Mehdi Baradaran Tahoori:
Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes. DAC 2014: 212:1-212:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.