"High-Level Synthesis from VHDL with Exact Timing Constraints."

A. Stoll, Peter Duzy (1992)

Details and statistics

DOI:

access: closed

type: Conference or Workshop Paper

metadata version: 2017-03-16

a service of  Schloss Dagstuhl - Leibniz Center for Informatics