"An efficient algorithm for frequency-weighted balanced truncation of VLSI ..."

Vinita Vasudevan, M. Ramakrishna (2015)

> Home

Details and statistics

DOI: 10.1145/2744769.2744770

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/VasudevanR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/VasudevanR15
Vinita Vasudevan, M. Ramakrishna:
An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form. DAC 2015: 187:1-187:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.