"Rule-based VLSI Verification System Constrained by Layout Parasitics."

Jacques Wenin et al. (1989)
a service of Schloss Dagstuhl - Leibniz Center for Informatics