"The Constrained Via Minimization Problem for PCB and VLSI Design."

Xiao-Ming Xiong, Ernest S. Kuh (1988)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2017-03-16

- view
  - electronic edition @ acm.org
- export record
  dblp key:
  - conf/dac/XiongK88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/XiongK88
Xiao-Ming Xiong, Ernest S. Kuh:
The Constrained Via Minimization Problem for PCB and VLSI Design. DAC 1988: 573-578

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.