"A hybrid NoC design for cache coherence optimization for chip multiprocessors."

Hui Zhao et al. (2012)

> Home

Details and statistics

DOI: 10.1145/2228360.2228511

access: closed

type: Conference or Workshop Paper

metadata version: 2020-11-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ZhaoJDZKI12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ZhaoJDZKI12
Hui Zhao, Ohyoung Jang, Wei Ding, Yuanrui Zhang, Mahmut T. Kandemir, Mary Jane Irwin:
A hybrid NoC design for cache coherence optimization for chip multiprocessors. DAC 2012: 834-842

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.