"Register Transfer Level VHDL Models without Clocks."

Matthias Mutz (1998)
a service of Schloss Dagstuhl - Leibniz Center for Informatics