"A new reconfigurable clock-gating technique for low power SRAM-based FPGAs."

Luca Sterpone et al. (2011)
a service of  Schloss Dagstuhl - Leibniz Center for Informatics