"An 830mW, 586kbps 1024-bit RSA chip design."

Chingwei Yeh et al. (2006)
a service of  Schloss Dagstuhl - Leibniz Center for Informatics