"Multi-level pipelined parallel hardware architecture for high throughput ..."

Bruno Zatt et al. (2011)
a service of  Schloss Dagstuhl - Leibniz Center for Informatics