"Simulation of serial RRAM cell based on a Verilog-A compact model."

Binbin Yang et al. (2021)

Details and statistics

DOI: 10.1109/DCIS53048.2021.9666174

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-21

a service of  Schloss Dagstuhl - Leibniz Center for Informatics