"An efficient hardware architecture for inter-prediction in H.264/AVC encoders."

Nam-Khanh Dang, Xuan-Tu Tran, Alain Merirot (2014)

> Home

Details and statistics

DOI: 10.1109/DDECS.2014.6868813

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/DangTM14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/DangTM14
Nam-Khanh Dang, Xuan-Tu Tran, Alain Merirot:
An efficient hardware architecture for inter-prediction in H.264/AVC encoders. DDECS 2014: 294-297

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.