"A novel architecture for LZSS compression of configuration bitstreams ..."

Radek Isa, Jirí Matousek (2017)

> Home

Details and statistics

DOI: 10.1109/DDECS.2017.7934587

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ddecs/IsaM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/IsaM17
Radek Isa, Jirí Matousek:
A novel architecture for LZSS compression of configuration bitstreams within FPGA. DDECS 2017: 171-176

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.