"A hardware accelerated framework for the generation of design validation ..."

Danilo Ravotto, Ernesto Sánchez, Matteo Sonza Reorda (2010)

> Home

Details and statistics

DOI: 10.1109/DDECS.2010.5491767

access: closed

type: Conference or Workshop Paper

metadata version: 2025-09-06

- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/RavottoSR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/RavottoSR10
Danilo Ravotto, Ernesto Sánchez, Matteo Sonza Reorda:
A hardware accelerated framework for the generation of design validation programs for SMT processors. DDECS 2010: 289-292

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.