"Yield-Reliability Modeling for Fault Tolerant Integrated Circuits."

Thomas S. Barnett, Adit D. Singh, Victor P. Nelson (2001)

Details and statistics

DOI: 10.1109/DFTVS.2001.966749

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics