"Exploiting High-Level Descriptions for Circuits Fault Tolerance Assessments."

Alfredo Benso et al. (1997)

Details and statistics

DOI: 10.1109/DFTVS.1997.628327

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics