"A CMOS 3.2 GB/s serial link transceiver, using PWM and PAM scheme."

Nooshin Ghaderi, Khayrollah Hadidi (2009)

Details and statistics

DOI: 10.1109/ECCTD.2009.5274953

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

a service of  Schloss Dagstuhl - Leibniz Center for Informatics