"A 0.9mW PLL integrated in an ultra-low-power SoC for WPAN and WBAN ..."

Gabriele Devita et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2010.5619905

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/DevitaWKCBP10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/DevitaWKCBP10
Gabriele Devita, Alan Chi Wai Wong, Nick Kasparidis, P. Corbishley, Alison J. Burdett, Paul Paddan:
A 0.9mW PLL integrated in an ultra-low-power SoC for WPAN and WBAN applications. ESSCIRC 2010: 158-161

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.