"A 1.4-psec Jitter 2.5-Gb/s CDR with wide acquisition range in 0.18-μm ..."

M. Kumarasamy Raja, Dan Lei Yan, Aruna B. Ajjikuttira (2007)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2007.4430357

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/RajaYA07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/RajaYA07
M. Kumarasamy Raja, Dan Lei Yan, Aruna B. Ajjikuttira:
A 1.4-psec Jitter 2.5-Gb/s CDR with wide acquisition range in 0.18-μm CMOS. ESSCIRC 2007: 524-527

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.