"An Efficient Hardware Design for Combined AES and AEGIS."

Amit Sardar, Bijoy Das, Dipanwita Roy Chowdhury (2019)

> Home

Details and statistics

DOI: 10.1109/EST.2019.8806225

access: closed

type: Conference or Workshop Paper

metadata version: 2019-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/est/SardarDC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/est/SardarDC19
Amit Sardar, Bijoy Das, Dipanwita Roy Chowdhury:
An Efficient Hardware Design for Combined AES and AEGIS. EST 2019: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.