default search action
"SWEC: a Step Wise Equivalent Conductance timing simulator for CMOS VLSI ..."
Shen Lin, Malgorzata Marek-Sadowska, Ernest S. Kuh (1991)
- Shen Lin, Malgorzata Marek-Sadowska, Ernest S. Kuh:
SWEC: a Step Wise Equivalent Conductance timing simulator for CMOS VLSI circuits. EURO-DAC 1991: 142-148
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.