"Sim-async: An Architectural Simulator for Asynchronous Processor Modeling ..."

José Manuel Colmenar et al. (2006)

> Home

Details and statistics

DOI: 10.1007/11823285_51

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/europar/ColmenarGLHML06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/europar/ColmenarGLHML06
José Manuel Colmenar, Oscar Garnica, Juan Lanchares, José Ignacio Hidalgo, Guadalupe Miñana, Sonia López:
Sim-async: An Architectural Simulator for Asynchronous Processor Modeling Using Distribution Functions. Euro-Par 2006: 495-505

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.