"120-core microAptiv MIPS Overlay for the Terasic DE5-NET FPGA board."

Chethan Kumar H. B et al. (2017)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2017-02-03

- view
  - electronic edition @ acm.org
- export record
  dblp key:
  - conf/fpga/BRMK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/BRMK17
Chethan Kumar H. B, Prashant Ravi, Gourav Modi, Nachiket Kapre:
120-core microAptiv MIPS Overlay for the Terasic DE5-NET FPGA board. FPGA 2017: 141-146

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.