"Timing verification of dynamically reconfigurable logic for the xilinx ..."

Ian Robertson et al. (2002)

> Home

Details and statistics

DOI: 10.1145/503048.503068

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/RobertsonILR02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/RobertsonILR02
Ian Robertson, James Irvine, Patrick Lysaght, David Robinson:
Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series. FPGA 2002: 127-135

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.