"Find the real speed limit: FPGA CAD for chip-specific application delay ..."

Ibrahim Ahmed et al. (2017)

> Home

Details and statistics

DOI: 10.23919/FPL.2017.8056819

access: closed

type: Conference or Workshop Paper

metadata version: 2019-02-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/AhmedZTB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/AhmedZTB17
Ibrahim Ahmed, Shuze Zhao, Olivier Trescases, Vaughn Betz:
Find the real speed limit: FPGA CAD for chip-specific application delay measurement. FPL 2017: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.