"FPGA Performance Optimization Via Chipwise Placement Considering Process ..."

Lerong Cheng et al. (2006)

> Home

Details and statistics

DOI: 10.1109/FPL.2006.311193

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/ChengXHH06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ChengXHH06
Lerong Cheng, Jinjun Xiong, Lei He, Mike Hutton:
FPGA Performance Optimization Via Chipwise Placement Considering Process Variations. FPL 2006: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.