"Design and Implementation of a Hardware Module for Equalisation in A 4G ..."

Angel Fernandez Herrero et al. (2006)

> Home

Details and statistics

DOI: 10.1109/FPL.2006.311309

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/HerreroJCC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/HerreroJCC06
Angel Fernandez Herrero, Alberto Jimenez-Pacheco, Gabriel Caffarena, Javier Casajús-Quirós:
Design and Implementation of a Hardware Module for Equalisation in A 4G MIMO Receiver. FPL 2006: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.