"Module Graph Merging and Placement to Reduce Reconfiguration Overheads in ..."

Shannon Koh, Oliver Diessel (2007)

> Home

Details and statistics

DOI: 10.1109/FPL.2007.4380662

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/KohD07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/KohD07
Shannon Koh, Oliver Diessel:
Module Graph Merging and Placement to Reduce Reconfiguration Overheads in Paged FPGA Devices. FPL 2007: 293-298

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.