"Power reduction techniques for Dynamically Reconfigurable Processor Arrays."

Takashi Nishimura et al. (2008)

Details and statistics

DOI: 10.1109/FPL.2008.4629949

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

a service of  Schloss Dagstuhl - Leibniz Center for Informatics