"Enhancing FPGA Device Capabilities by the Automatic Logic Mapping to ..."

Thomas B. Preußer, Rainer G. Spallek (2010)

> Home

Details and statistics

DOI: 10.1109/FPL.2010.70

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/fpl/PreusserS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/PreusserS10
Thomas B. Preußer, Rainer G. Spallek:
Enhancing FPGA Device Capabilities by the Automatic Logic Mapping to Additive Carry Chains. FPL 2010: 318-325

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.