Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Optimal Buffering of FPGA Interconnect for Expected Delay Optimization."

Yi-Ru He, Wai-Kei Mak (2007)

> Home

Details and statistics

DOI: 10.1109/FPT.2007.4439268

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/HeM07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/HeM07
Yi-Ru He, Wai-Kei Mak:
Optimal Buffering of FPGA Interconnect for Expected Delay Optimization. FPT 2007: 289-292

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.