"Low-voltage limitations of deep-sub-100-nm CMOS LSIs: view of memory ..."

Kiyoo Itoh, Masanao Yamaoka, Takayuki Kawahara (2007)

Details and statistics

DOI: 10.1145/1228784.1228789

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-07

a service of  Schloss Dagstuhl - Leibniz Center for Informatics