"Zero-skew Clock Network Synthesis for Monolithic 3D ICs with Minimum ..."

Wei Wang, Vasilis F. Pavlidis, Yuanqing Cheng (2020)

Details and statistics

DOI: 10.1145/3386263.3406949

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-10

a service of  Schloss Dagstuhl - Leibniz Center for Informatics