"An FPGA-based accelerator platform implements for convolutional neural ..."

Xiao Meng, Lixin Yu, Zhiyong Qin (2019)

> Home

Details and statistics

DOI: 10.1145/3318265.3318285

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hp3c/MengYQ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hp3c/MengYQ19
Xiao Meng, Lixin Yu, Zhiyong Qin:
An FPGA-based accelerator platform implements for convolutional neural network. HP3C 2019: 25-28

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.