"Tiered-latency DRAM: A low latency and low cost DRAM architecture."

Donghyuk Lee et al. (2013)
a service of Schloss Dagstuhl - Leibniz Center for Informatics